ABSTRACT In this paper, a design of bandpass filter (BPF) comprised of an asymmetrical differential inductor and an air-bridge enhanced capacitor is developed using the GaAs-based integrated passive device (IPD) fabrication techniques. The Q-factor can be improved by the asymmetrical differential inductor and differential structure, providing relative less loss for the BPF design. In addition, the capacitor is specially built with different turns inside the blank area of the proposed inductor, and several air bridges are applied to enhance its capacitance with its value varying from 0.295 to 0.318 pF without extending any extra space. Hence, this makes it more feasible to control the center frequency of the proposed BPF. Moreover, the area as compact as 800 µm × 988 µm (0.015λ 0 × 0.018λ 0 ) has been successfully achieved, including the contact pads by the BPF chip fabrication. After the BPF chip is assembled on a sub-board printed circuit board (PCB) and attached on a die sink of the iron cube, the measurement has been effectively conducted. The measurement results of the proposed BPF give the insertion loss of 0.38 dB and the return loss of 17.35 dB at the center frequency of 1.56 GHz. Furthermore, the 3-dB fractional bandwidth (FBW) is calculated as 51.3% and the isolation is higher than 10 dB from 2.62 to 5.45 GHz. By changing the structure in terms of different numbers of turns of the capacitor and with or without the air bridge, variation can be achieved from 1.64 to 2.28 GHz for the center frequency and from 4.31 to 5.81 GHz for the frequency of transmission zero (TZ). Such results validate that our proposed BPF design is capable of offering both sound performance and controllable properties.
I. INTRODUCTION
Bandpass filter (BPF) is one of the most important devices extensively adopted in the RF systems. Among kinds of advantages such as low insertion loss, multiple operaThe associate editor coordinating the review of this manuscript and approving it for publication was Feng Lin. tion bands, wide bandwidth, high out-of-band suppression, compact size, and controllability during recent BPF study [1] - [3] , the controllability attracts our attention. Because it meets more stringent requirements of the specifications through providing the BPF with varied operation frequency, adjustable out-of-band performance, and high design flexibility [4] .
There have been various fabrication technologies reported aiming to develop such a BPF with high controllability. Microstrip-based printed circuit board (PCB) process have been presented in [5] - [7] , where excellent controllability of transmission zeroes (TZs), center frequencies, and bandwidth are achieved through coupling methodology, quad-mode resonator, short-circuited stub loaded half-wave-length resonator and stepped impedance resonator, separately. However, the relatively large size may restrain its application in the practical modern electronic systems and the adoption of via holes could lead to a lossy soldering process. In addition, substrate integrated waveguide (SIW) process is also used to achieve a controllable BPF as reported in [8] - [10] . Higher operation frequency and quality factor can be obtained while maintaining a low loss compared with the microstrip-based PCB process. Nevertheless, the intrinsic bulk configuration of SIW makes it difficult to be compatible with the other components in an integrated circuit system. To overcome the potential limitations caused by the device size, micro-nano fabrication process such as the low temperature co-fired ceramic (LTCC) process [11] , micro-electromechanical system (MEMS) process [12] , complementary metal-oxide semiconductor (CMOS) process [13] , and integrated passive device (IPD) process [14] are proposed to minimize the device size while keeping the controllability of BPF. As reported in [11] , separate electric and magnetic coupling paths are used to develop a BPF with controllable TZs locating at either the lower band or the higher band. Moreover, the LTCC-based process is a practical method that can combine both the passive and active components into a single module to meet the system-in-package requirement. But there's a lack of desired performance due to the complex resonant mode analysis and mutual coupling. At the same time, the limited thickness reduction, large parasitic effects, and bulky packaging lead to unwanted interconnection loss [15] . The MEMS and IPD are the potential technologies that allow direct on-die integration with standard CMOS technology and offer the highest density of passive component integration while achieving low loss at a reduced cost [16] . Two independently controllable passbands of BPF can be realized through cantilever-based RF MEMS switched capacitor as mentioned in [12] . These electrostatic tunable capacitors are fabricated through CMOS process [13] to achieve the controllability of the center frequency, and binary tuned network mainly comprised of several single-polesingle-throw PIN-diode switches are developed to achieve the adjustability of the IPD-based BPF [14] . In these studies, the external sources like bias circuit for switch, DC supplier for capacitors, and drivers for binary network are introduced individually. Thus the whole BPF design suffers from taking up extra space and causing accumulated power consumption. In order to solve these issues, we are dedicating to design a BPF with both controllable center frequency and TZs without involving any outside source and additional space.
In this work, GaAs-based IPD technology is developed and optimized to fabricate the proposed controllable BPF, which mainly comprise of an asymmetrical differential inductor and an air-bridge enhanced capacitor. The quality factor (Q-factor) is improved based on our proposed inductor, and the capacitance can be varied through changing the capacitor structure by setting its turns as different number. The fabricated chip turns up to occupy a small area working at the center frequency of 1.56 GHz. Further assembly method of sub-board PCB is employed with perfect 50 ohm matching stripline and it is wire-bonded with the fabricated BPF chip for the final measurement. Frequency variation for the center frequency and TZ has been observed based on the measurement results, verifying our proposed work with high controllability. Moreover, a 3-dB fractional bandwidth (FBW) of 51.3% and isolation higher than 10 dB from 2.62 GHz to 5.45 GHz are realized as well.
II. DESIGN AND ANALYSIS

A. ASYMMETRICAL DIFFERENTIAL INDUCTOR
As depicted in the figure of merit of an inductor (FMI) in [17] , a desirable inductor design should possess an excellent quality factor at the operation frequency for a given inductance, while maintaining a compact area. In this work, an inductor design with differential structure is applied to enhance the Q-factor. As for the conventional single-ended planar inductor, its simplified circuit model is demonstrated in Fig. 1(a) . It is found only the input port operates as the excitation source, but the output port is grounded. Therefore the total input impedance generated is
For a differential planar inductor, the simplified circuit model is given in Fig. 1(b) . Because both the input and the output port work to provide the excitation, the total input impedance can be expressed as
Moreover, for an inductor with a given inductance below the first resonant frequency, its Q-factor is
Z input is the input impedance of the serial equivalent circuit, and f is the first resonant frequency. At the lower operation frequencies, the input impedance is represented in either the shunt or differential connections and their input impedance is approximately the same. However, as the operation frequency increases, the substrate parasitic parameters, like the capacitance C and resistance R become non-negligible. In the case of the differential structure, these parasitic parameters have higher impedance at a given frequency compared with the single-ended connection. Therefore, the inductor's Q-factor is improved when driven differentially [18] .
Furthermore, we develop an asymmetrical configuration with 5-turn differential inductor, and its performance is compared with the symmetrical structure as shown in Fig. 2 for a comparable study. It can be observed that the inductance and Q-factor are greatly enhanced if the asymmetrical structure is adopted when comparing with the symmetrical structure. However, performance degeneration will certainly emerge resulting from the shifting-down of the self-resonant frequency for the asymmetrical differential inductor. Usually, the operation frequency of an inductor is preferred to be set notably lower than the self-resonant frequencies. In this way, the intrinsic inductor property can be guaranteed in case the inductor behaves as a capacitor instead. Accordingly, a tradeoff should be made between the performance of inductance, Q-factor and that performance of the self-resonant frequency. In this work, the operation frequency below 2 GHz for the inductor is adopted in order to achieve a high inductance as well as an appropriate Q-factor. Finally, the proposed asymmetrical differential inductor modeled with the equivalent circuit based on the GaAs substrate is shown in Fig. 3 . As given from the figure, the series inductance and resistance are represented by L and R s respectively. C L is the fringing capacitance between the inductor turns. C feedthrough denotes the feed through capacitance. C ox represents oxide capacitances. C sub and R sub denote the substrate parasitic components. The total inductance and Q-factor can be calculated through the Z-parameters after 3D EM simulation by
It is noted that the general expression to obtain the approximate inductance with circular shape is also effective for the proposed asymmetrical differential inductor. As given in [19] , it is written as
where n is the number of turns, ρ is the fill ratio, and D av is the average diameter of the inductor. Their expressions are given as
where D i and D o are the inductor's inside and outside diameter respectively.
B. AIR-BRIDGE ENHANCED CAPACITOR
The proposed air-bridge enhanced capacitor is designed inside the open area of the abovementioned asymmetrical differential inductor, so no extra space is required for the capacitor and a compact structure could be achieved. In order to obtain a high controllable BPF at its operation frequencies, the capacitor should be sophistically designed with sufficient varying range. In this work, the proposed capacitor is comprised of at most two 2.5-turn intertwined meander lines and connected with 8 air-bridges within the limited open area for maximum capacitance. We also examine the capacitance performance dependant on different turns, with and without air-bridges. The results are shown in Fig. 4 . Fig. 4(a) demonstrates the 3D structures of capacitor with 0.5-turn, 1.0-turn, 1.5-turn, 2.0-turn, 2.5-turn, and 2.5-turn without the air-bridge (denoted as No AB) respectively. The corresponding capacitance performance is illustrated in Fig. 4(b) . It can be observed that the capacitance is improved as the number of turn increases. While keeping the same number of turns and structure shape, the capacitor with the air-bridges has a higher capacitance (0.318pF) when comparing with that without any air-bridges (0.295 pF). A capacitance variation from 0.034 pF to 0.318 pF can be achieved without introducing any extra space for the final BPF structure. The results have proved that our proposed air-bridge enhanced capacitor could effectively control the operation frequency of the BPF. The equivalent circuit model of the proposed 2.5-turn airbridge enhanced capacitor is drawn in Fig. 5 . Here C n (n stands for the number of turn) represents the capacitance between two meander lines at n turn, L n and R n are respective parasitic series inductance and resistance, and C ab is the airbridge-induced capacitance and it only exists in the 1.5 turn and 2.5 turn cases. C mutual stands for the mutual capacitance between the meander lines of different turns, C ox represents the oxide (SiNx) capacitances, and C sub and R sub denote the substrate parasitic components. The total capacitance can be derived through the Y-parameters by 3D EM simulation as
A general expression to obtain the approximate capacitance is also true for the proposed air-bridge enhanced capacitor, if it is taken as a modified interdigital capacitor. As specified in [20] , [21] , it is written as follows: 
Here, for the proposed air-bridge enhanced capacitor, W is the line width, S is the space between two lines, N stands for the number of turns, l is the average line length of all the beelines from up to down, h denotes the thickness of substrate, ε re is the effective dielectric constant, and ε r is the dielectric constant of substrate. W , S, l, and h all have unit in micros. Fig. 6 demonstrated the proposed BPF composed of the designed serial asymmetrical differential inductor and air-bridge enhanced capacitor. The geometric parameters are labeled including the line width, space between the lines, the total length and width. 13 air-bridges are applied to ensure the connection and make a compact design. An enlarged image with detailed configuration is also given together with the equivalent circuit model. Hence the air-bridge structure can be analyzed more accurately. By considering the equivalent circuit of inductor and capacitor together, our study is mainly concentrated on the BPF in terms of three parts including the inductor, capacitor, and substrate loss, all of which are distinguished by different colors respectively. The termination loss of the contact pads is omitted in this circuit. Because the Au wire-bonding size is comparable to the contact pads, and the bonded Au-wire is closed to the inductor line, the termination line results in merely no influence to the whole circuit. By treating the BPF as a whole and neglecting the asymmetrical factor of the inductor structure, two identical divisions are adopted to model the substrate loss. In addition, air-bridge inductance L ab has been already taken into account in L 1.5 and L 2.5 , which is not shown in the final equivalent circuit. The operation frequency of the proposed LC-resonator-based BPF can be determined by
C. BPF DESIGN
where L total and C total denote the total inductance and total capacitance of the asymmetrical differential inductor and airbridge enhanced capacitor, respectively. Moreover, the frequency of TZ can be derived by the equation in [22] ,
ω mid stands for the midband frequency, c represents the passband cut-off frequency of the higher frequency area, and FBW is the fractional bandwidth, which can be calculated using
where ω 1 and ω 2 denote the passband-edge angular frequency and ω o denotes the center frequency.
III. GaAs-BASED-IPD FABRICATION TECHNIQUES
An IPD fabrication process that focuses on enhancing the performance of the NiCr TFR, spiral inductor, and metalinsulator-metal capacitor (MIMCAP) has been developed by our research group. Completed IPDs, such as the filters, power dividers/combiners, baluns, and diplexers, can be fabricated on the basis of our fabrication process while exhibiting excellent electrical performance. Fig. 7 shows the flowchart of the IPD fabrication process for the proposed BPF with 4 masks and 22 steps in total. And for the functioning of the capacitor, the MIMCAP is not applied in this work due to the requirement of extra mask, which could increase the fabrication cost. The procedure is explained as follows:
Step 1-6: a SiNx passivation layer with a thickness of 200 nm is deposited by plasma-enhanced chemical vapor deposition (PECVD) after a 6-inch GaAs wafer cleaning treatment through acetone and ashing process, creating a flat surface without suffering from the defects and roughness problems caused by the bare GaAs wafer. First seed metal (Ti/Au) is sputtered with the thicknesses of 20/80 nm as for strengthened metallic adhesion between the substrate and the bottom metal. And a photo resistor (PR) is employed to define the structure of the bottom metal based on Mask #1. Then, Cu/Au with a thickness of 4.5/0.5 µm is electroplated as the bottom metal for the asymmetrical differential inductor and air-bridge enhanced capacitor. It is noted that these also serves as the contact, bottom and beeline metals for the NiCr resistor and MIMCAP respectively once they are included in the IPD design. Here, a thicker copper layer is applied because of its relative good conductivity, easy-to-solder capability, highspeed operation, and low cost compared with the pure gold layer. The bottom metal PR is stripped off by acetone using a lift-off machine, and the first seed metal is also etched through reactive ion etching (RIE) to avoid any shorting by unnecessary connection.
Step 7-10: a 200-nm SiNx layer is applied via PECVD to protect the sidewalls of the bottom metal, and in the meantime, it also serves as the dielectric material for the MIMCAP if it is included in the IPD design. Then a PR is applied based on Mask #2 to protect the required section from the following SiNx etching. A RIE process with an inductively coupled plasma etcher in SF 6 /O 2 is adopted to remove the undesired SiNx, followed by the PR stripoff.
Step 11-12: an air-bridge post (ABP) PR process is proceeded based on the same Mask #2, and then treated with a reflow process via hard baking. In addition, the second seed metal, i.e., the 20/80 nm Ti/Au, is sputtered.
Step 13-17: an air-bridge metal (ABM) PR process is proceeded based on Mask #3, then Cu/Au with a thickness of 4.5/0.5 µm is electroplated as the top metal and air-bridge over the broken coil paths around the metal beelines for the asymmetrical differential inductor and air-bridge enhanced capacitor. This also works as the top metal of the MIMCAP. Subsequently, the ABM PR is stripped off through wet etching manually, the second seed metal is etched through RIE process, and the ABP PR is stripped off by acetone using a lift-off machine.
Step 18-21: The final passivation is introduced using 300-nm SiNx to protect all the components from oxidation, moisture, and scratch. And the last mask (Mask #4) is used to open the specified area of the SiNx final passivation layer. Furthermore, DC and RF test are always necessary to check the performance of the fabricated device.
Step 22: backside lapping, polishing, and dicing are performed to obtain the required thickness of the substrate and separate each die.
Finally sub-PCB with 50 ohm matching striplines and Au wire-bonding process are proceeded, leaving the BPF ready for measurement.
IV. RESULTS AND DISCUSSION
The proposed BPF is simulated, assembled, and measured on the basis of the GaAs substrate with the dielectric constant ε r of 12.85, loss tangent of 0.006, and thickness of 200 µm. SiNx protection layer and passivation layer used in this work has a dielectric constant ε r of 7.5 and loss tangent of 0.002. The predicted frequency responses are simulated using Advanced Design System (ADS) 2015 software and verified by Keysight Microwave Analyzer N9916A. A microscope image of the proposed BPF with a chip area of 800 µm × 988 µm (0.015λ 0 × 0.018λ 0 ) is shown in Figure 8 (a), as well as a scanning electron microscope image for the enlarged air-bridge section as demonstrated in Fig. 8(a-i) . Fig. 8 (a-ii) exhibits a cross-sectional image by focused ion beam. It is found that a gap of 1.78 µm is observed, making sound isolation between the top and bottom metal at the air-bridge section. To further improve the simulation accuracy of the proposed BPF, wire-bonding is considered and the whole design is re-simulated in the schematic of ADS after modeling the bonding-wire as a 0.66-nH inductor. Such results are shown in Fig. 8(b) . Here an approximately evaluation based on our experiment can be conducted for the bond-wire inductance with 0.33 nH per 200 µm. And approximately 400-µm Au bonding-wire is implemented in this work, which is given in Fig. 8(c) . The wire-bonded BPF is measured after it is mounted on a sub-board PCB attached on a die sink composed of an iron cube, as drawn in Fig. 8(d) . It is obvious that the sub-board PCB almost performs with no insertion loss with high attenuation level in a wide frequency range [23] . Excellent 50-impedance matching is also obtained between the sub-board PCB circuit and the wire-bonded BPF. The iron cube is used in the measurement process functions as an additional ground.
To prove the controllable ability of our proposed BPF, airbridge enhanced capacitors with different turns of 0.5, 1.0, 1.5, 2.0, and 2.5 have been simulated to further check the BPF performance, as well as a 2.5-turn air-bridge-free structure. As depicted in Fig. 9 , variation from 1.64 to 2.28 GHz for the center frequency and from 4.31 to 5.81 GHz for the frequency of TZ can be achieved respectively, which again validate the proposed BPF design's effectiveness in control ability. Moreover, the controllable capacitor structure is well-designed inside the open area of the proposed asymmetrical differential inductor without introducing any extra space, maintaining the compactness of the proposed BPF design. Fig. 10(a) shows the simulated and measured S-parameters from 10 MHz to 6 GHz. The center frequencies of 1.64, 1.56, and 1.56 GHz are obtained. Similarly, those of TZ are obtained at 4.32, 4.35, and 3.90 GHz based on the 3D EM and schematic simulation considering wire-bonding and on sub-board PCB measurement respectively. The corresponding insertion loss is 0.32, 0.38, and 0.38 dB. And the return loss is 25.83, 17.11, and 17.35 dB respectively. Current condensed distribution at the center frequency (1.6 GHz) and TZ (4.3 GHz) in Fig. 10(b) exhibits the excellent resonance characteristics with ensured isolation. In consideration of relatively low Q-factor as 13.47 at the operation frequency, the 3-dB FBW as high as 51.3% is achieved while even with only one pole compared with the microstrip-PCB based BPFs. The measurement results provide the isolation higher than 10 dB within the range from 2.62 to 5.45 GHz. There is some discrepancy between the measured and simulated results found at the frequency of TZ. This could be attributed to the fabrication tolerance, wire bonding effect, and connection orientation of the connectors soldered to the device. Table 1 list the results in comparison with those studies including the detailed substrate and process, center frequency (CF), insertion loss (IL), return loss (RL), operation frequency controllability (OFC), TZ controllability (TZC), extra space needed (ESN), and chip area with contact pads under normalized calculation condition. Among the works, most are not capable of achieving the controllability of both CF and TZC. Ref. [12] and [26] certainly respectively realize the CF and TZC controllability with the trade-off between extra spaces caused by bias circuit for switch and enlarged inductor size. Therefore, our proposed BPF is promising especially at both the good controllability and the compact chip size.
V. CONCLUSIONS
We have developed a controllable BPF comprised of asymmetrical differential inductor and air-bridge enhanced capacitor. Approximate analysis and equivalent circuit modeling are implemented to prove the excellent performance of inductor and variation ability of capacitor. In addition, detailed fabrication techniques for our proposed GaAs-based IPD-fabricated process are specifically discussed in this work. Moreover, the BPF chip is successfully fabricated by being wire-bonded and assembled with a sub-board PCB attached on a die sink of iron cube. The measurement results show agreement with expected excellent RF performance in terms of low insertion loss, high return loss, wide-band isolation, and 51.3% FBW, as well as a controllable ability of center frequency and TZ. 
